Hydrogenated microcrystalline silicon films obtained at low temperature (150ºC-280ºC) by hot-wire chemical vapour deposition at two different process pressures were measured by Raman spectroscopy, X-ray diffraction spectroscopy and photothermal deflection spectroscopy.
Corning 7059 glass and on silicon dioxide (SiO 2 ) thermally grown on c-Si. Electrical properties of the films were obtained from coplanar conductivity measurements. The microstructure of the c-Si:H films was studied by Raman spectroscopy and X-Ray diffraction (XRD). Hydrogen content was determined from Fourier transform infrared spectroscopy. Finally, the optical absorption coefficient was measured by photothermal deflection spectroscopy (PDS).
Pressure (10 -2 Two series of thin-film Transistors (TFT) were made with the same technological deposition parameters as those used for high pressure (HP) and low pressure (LP) layers (see Table 1 ). We labelled TFT devices including c-Si:H deposited at high pressure and a substrate temperature of 150ºC HP, and TFT devices including c-Si:H deposited at low pressure and a substrate temperature of 280ºC LP.
A thermally oxidized n-type (100) silicon wafer with a resistivity of 5 ·cm was used as a substrate. The TFTs are of the inverted-staggered structure with an intrinsic layer of 250 nm.
The gate insulator was 250 nm thick. The HP TFTs devices had an n + layer (50 nm) between the drain and source contact and the intrinsic layer. This n + layer was also deposited by HWCVD with the same technological parameters as the HP intrinsic film but with 2 sccm of PH 3 added.
The drain and source Cr contacts were thermally evaporated. All the devices had the same geometry: a channel width (W) of 137 m and a length (L) of 55 m. The electrical properties of the TFTs were measured under dark conditions by using a semiconductor parameter analyser (Hewlett Packard 4145B) and a programmable temperature controller (MMR Technologies K20). X-ray diffraction measurements also showed differences in the cristallinity of the films deposited at different process pressures [10] . Films deposited at the smaller pressure had a (111) orientation although the (220) was also observed. On increase of the process pressure, the films became gradually more oriented along the (220) direction. For the sample deposited at a pressure of 3.8·10 2 mbar directions other than the (220) were not detected.
The hydrogen content, obtained by integrating the Si-H wagging band of the FTIR spectra [11] , was around 3.5% and no variation, within errors of measurement, with the process pressure was observed. The electrical properties of these layers were  dark =3.70.1 10 -6  -1 cm -1 and E act =0.56  0.02 eV for the HP layer, and  dark =1.30.1 10 -6  -1 cm -1 and E act =0.45  0.02 eV for the LP layer. Actually, a problem often encountered with as-grown undoped microcrystalline silicon is that it is generally n-type [12] . It was suggested that either the content of oxygen impurities or native defects within the layers could be responsible for this unwanted Fermi level shift [13] . Figure 2 shows the PDS absorption spectra for the samples obtained at LP and HP process pressure. This measurement was performed on 1 m thick samples deposited onto Corning glass. For comparison, the spectrum of an a-Si:H film deposited by RF glow discharge and the spectrum of monocrystalline silicon are also shown in the same Figure. Assuming that the optical absorption of c-Si:H can be considered as the contribution of the corresponding amorphous and crystalline phases, the spectra indicate that the HP is more crystalline than the LP sample. For example, for photon energies less than 1.7 eV the optical absorption coefficient of the LP sample is smaller than the monocrystalline silicon absorption, whereas for higher photon energies it is closer to the amorphous spectrum. This result confirms the different crystalline fractions deduced from Raman spectroscopy for both samples. Even though the HP sample had a crystalline fraction >90%, its optical absorption at photon energies >1.5 eV was greater than that of monocrystalline silicon. This effect we attributed to light scattering due to surface roughness rather than to an amorphous phase absorption. Finally, the subgap absorption, which is related to transitions between the bands and states located in the bandgap, is similar to device-quality amorphous silicon, which we suggest is due to a small density of states. In addition, the affect of light scattering could give an apparently larger subgap absorption, which could be related to a better hydrogen passivation of these films. Figure 4 we obtain the conductance of the channel (G DS =I DS L/V DS W) and its temperature dependence as a function of the gate voltage. Therefore the activation energy (E act ) of the conductance can be plotted as a function of the gate bias. Figure 5 shows the variation of E act (E act =E C -E F ) on gate bias obtained for the HP TFT and LP TFT devices. The E act (and therefore the E F position) depends on the gate voltage applied due to the band bending which takes place at the interface c-Si:H / SiO 2 upon application of an electric field perpendicular to the layers of the device.
Discussion
The application of a gate voltage in field effect structures shifts the Fermi level (E F ) inside the energy gap. With this displacement the electronic transport properties of the c-Si:H material can be measured [15] . The rate at which E F moves towards the conduction band (in an n-channel device) depends on the density of electronic states located in the band gap and on the distribution of tail states close to the conduction band [16] .
The sheet conductance activation energy of the LP TFT saturates at around 0.15 eV, whereas it saturates at around 0.1 eV in the HP device. Since the minimum of E act could be taken as a measurement of the width of the distribution of conduction band tail states [17] , we can infer that the band tail density of states of the material used to manufacture LP TFT are greater than those used to manufacture HP TFT. This increase could be related to an increase of the amorphous phase, in agreement with Raman measurements (Figure 1 ).
The activation energies at V GS =0 were 0.26  0.02 eV and 0.37  0.02 eV for the LP and HP TFT devices, respectively. These energies are less (about 0.2 eV in both cases) than those obtained when c-Si:H layers (thicker than 1 m and deposited on Corning glass) deposited with the same technological parameters as the devices whose electrical properties were
When a negative V GS is applied, a hole accumulation is formed near the SiO 2 / c-Si:H interface and the rest of the layer becomes slightly n-type. Therefore, two conduction paths can be considered: a p-type channel near the interface and the rest of the c-Si:H layer which is moderately n-type.
The variation of the activation energy for negative V GS shows differences between both devices due to the absence of the n + layer in the LP TFT device. Without a doped layer, neither the electrons nor the holes are blocked by the ohmic chromium contacts. Therefore, both conduction paths can contribute to the measured I DS current and the measured activation energy corresponds to the less resistive path. When larger negative V GS are applied, the main contribution to the conduction is determined by the p-type path near the SiO 2 / c-Si:H interface.
The measured activation energy corresponds to this part of the channel and decreases when the applied V GS increase the hole concentration within this conduction path.
When an n + doped layer is included, as in the HP TFT device, the p-type path is blocked and the measured activation energy corresponds to the moderately n-type remainder of the channel.
Consequently, the activation energy does not reach midgap and decreases when higher larger V GS are applied.
Conclusions
Device quality c-Si:H was obtained with fast growth rates (0.8 nm/s) and low substrate temperatures 
